PATENT APPLICATION TRANSMITTAL LETTER

(Large Entity)

Docket No. 98004

TO THE ASSISTANT COMMISSIONER FOR PATENTS

Transmitted herewith for filing under 35 U.S.C. 111 and 37 C.F.R. 1.53 is the patent application of:

Gregory Michael Karol

For: Feedforward Clock Switching Circuit



=ncl	osed are:				
\mathbf{X}	Certificate of Mailing	with Express I	Mail Mailing Lat	el No.	EE197801605US
X	4 formal	sheets of dra	wings.		
	A certified copy of a			application	n.
X	Declaration	Signed.	☐ Unsigned.		
X	Power of Attorney				
	Information Disclosure	e Statement			
	Preliminary Amendme	ent			
X	Other: Postcard, Ass	ignment & Co	versheet		

	CLAIMS	AS FILED			
#Filed	#Allowed	#Extra		Rate	Fee
20	- 20 =	0	x	\$22.00	\$0.00
4	- 3 =	1	x	\$82.00	\$82.00
Claims (check	(if applicable)				\$0.00
				BASIC FEE	\$790.00
				TOTAL FILING FEE	\$872.00
	20	#Filed #Allowed - 20 =	#Filed #Allowed #Extra 20 -20 = 0 4 -3 = 1	#Filed #Allowed #Extra 20 -20 = 0 x 4 -3 = 1 x	#Filed #Allowed #Extra Rate 20

multiple Dependent Claims (Check ii applicable)	φυ.υυ
BASIC FEE	\$790.00
TOTAL FILING FEE	\$872.00
□ A check in the amount of to cover the filing fee is enclosed. □ The Commissioner is hereby authorized to charge and credit Deposit Account No. 06-1826 as described below. A duplicate copy of this sheet is enclosed. □ Charge the amount of \$872.00 as filing fee. □ Credit any overpayment. □ Charge any additional filing fees required under 37 C.F.R. 1.16 and 1.17.	
Charge the issue fee set in 37 C.F.R. 1.18 at the mailing of the Notice of Allowance, pursuant to 37 C.F.R. 1.311(b). Dated:	10/28/18

cc:

There is the state of the state

PATENT APPLICATION TRANSMITTAL LETTER

(Large Entity)

Docket No. 98004

TO THE ASSISTANT COMMISSIONER FOR PATENTS

Transmitted herewith for filing under 35 U.S.C. 111 and 37 C.F.R. 1.53 is the patent application of:

Gregory Michael Karol

For: Feedforward Clock Switching Circuit

10549 U.S. PTO
غر ا

Enc	osed are:				
\mathbf{X}	Certificate of Mailing	with Express	Mail Mailing Lat	oel No.	EE197801605US
X	4 formal	sheets of dra	awings.		
	A certified copy of a			application	on.
X	Declaration	🛚 Signed.	Unsigned.		
\boxtimes	Power of Attorney				
	Information Disclosu	ire Statement			
	Preliminary Amendm	nent			
\mathbf{X}	Other: Postcard, As	ssignment & Co	versheet		

		CLAIMS	AS FILED			
For	#Filed	#Allowed	#Extra		Rate	Fee
Total Claims	20	- 20 =	0	х	\$22.00	\$0.00
Indep. Claims	4	- 3 =	1	x	\$82.00	\$82.00
Multiple Dependen	t Claims (check	(if applicable)				\$0.00
					BASIC FEE	\$790.00
					TOTAL FILING FEE	\$872.00

	A chec	k in the amount of		to cover the filing fee is enclosed.	
X		· · · · · · · · · · · · · · · · · · ·		arge and credit Deposit Account No.	06-182
	as ues	cribed below. A duplicate	copy or ans s	illeet is eliciosed.	
	\mathbf{X}	Charge the amount of	\$872.00	as filing fee.	
	\boxtimes	Credit any overpayment.			
	\boxtimes	Charge any additional fili	ng fees requi	red under 37 C.F.R. 1.16 and 1.17.	
		Charge the issue fee set	in 37 C.F.R.	1.18 at the mailing of the Notice of Allo	wance,
		pursuant to 37 C.F.R. 1.3	311(b).		
Date	ed:)

Signature

CC:

10

20

FEEDFORWARD CLOCK SWITCHING CIRCUIT

Cross Reference To Related Applications

This patent application is related to co-pending provisional patent application entitled, "High Speed Fault Tolerant Real Time Synchronous Computer Clock Design" filed April 17, 1998 and assigned serial number 60/082,203 which is incorporated by reference herein in its entirety.

Technical Field

This invention relates, in general, to clocking circuits. More specifically, the present invention relates to a feedforward control circuit and associated clocking circuitry.

Background of the Invention

Robust and reliable clocking circuits are important to many types of electronic circuitry, particularly circuitry which includes microprocessors. In many systems, a single local oscillator will serve as the clock. However, any disturbance to that clock will adversely effect the operation of the circuits which the clock drives.

In order to obtain a more robust clocking topology, previous circuits have included multiple

15

20

clock sources. Of those sources, a multiplexer may be used to select an active clocking source. In the event that the current clock source fails, this failure is detected and an alternate clock is selected through use of the multiplexer. Unfortunately, during this failure detection and switchover time, the driven circuitry may see a noisy, irregular or even missing clock signal.

This same problem is present in situations where multiple circuits must run off a common clock, but fall back to a local clock in the event of common clock failure. For example, multiple circuits may share a common clock provided over a bus. Using the above-described techniques, when the bus provided clock fails, a local oscillator is engaged to take over circuit clocking. Of course, this switchover to local clocking leads to all of the above-described problems. This configuration also applied to fault-tolerant systems where multiple identical modules may be clocked off of a "master" module, or other central clocking source. The present invention is directed toward solutions to the above-identified problems.

Summary Of The Invention

In a first aspect, the present invention includes
25 a clock circuit comprising multiple clock sources, for
example, first and second clock sources. A
multiplexer has its first input coupled to the first
clock source and its second input coupled to the

15

second clock source. The multiplexer output is selectively couplable to its inputs, through a selection input.

The invention also includes a clock detection circuit having an output representing a presence of the first clock source. Further, the multiplexer's selection input is coupled to the clock detection circuit output such that the multiplexer selects the first clock source as its output when the first clock source is present.

A phase-locked loop circuit ("PLL") is also included and processes the multiplexer output to produces its own output. The PLL circuit includes a feedback filter circuit. Feedforward circuitry is coupled to the PLL's feedback filter circuit and to the clock detection circuit output. This feedforward circuitry selectively couples at least one circuit element to the PLL filter circuit as controlled by the clock detection circuit output.

As an enhancement, the feedforward circuitry may include a switch, e.g., a transistor controlled by the clock detection circuit output, wherein the switch performs the selective coupling. A bias circuit may couple the clock detection circuit to the switch.

25 The at least one circuit element may include, e.g., a resistor or, e.g., a capacitor in parallel

15

20

25

with a resistor. Further, a resistor or capacitor may be placed in parallel with the switch.

As a further enhancement, the first clock source may be received from another clock circuit within a common system. For example, the first clock source may be received over a bus. The second clock source may be a local oscillator, and may be, for example, provided to the bus.

In another embodiment, the present invention includes a circuit having a clock source, a PLL circuit, a detection circuit, and a feedforward correction circuit. The PLL circuit has the clock source as its input. The detection circuit is coupled to the clock source and has an output responsive to a presence of the clock source. The feedforward correction circuit is coupled to the output of the detection circuit and to a feedback loop of the PLL.

In yet another embodiment, the present invention includes a method for controlling a clocking circuit which includes a clock source coupled to an input of a phase-locked loop ("PLL"). The method includes detecting a failure of the clock source, and in response thereto, applying a control signal to the PLL which alters a time constant within the PLL. More particularly, and as an enhancement, altering the time constant includes modifying a feedback loop within the PLL by way of the control signal. This altering may include, e.g., engaging or disengaging at least one

15

25

circuit element into the feedback loop in response to the control signal.

Advantageously, the present invention overcomes the deficiencies of prior clocking circuits in that it provides a stable clock output during both detection of clock failure and switchover to an alternate source. This advantage is realized through the use of a feedforward correction technique in association with the PLL. By making use of the clock detection circuit output, a feedforward correction circuit is used to modify the time constant of the PLL thereby stabilizing drift of the PLL during clock switchover. Tighter tolerances on clock skew are thereby maintained such that clock perturbations associated with clock swithover are mitigated. Thus, the invention disclosed herein is useful in the field of electronic clock circuits and is an advance thereof.

Brief Description of the Drawings

Figure 1 depicts a block diagram of a clock

20 switchover circuit pursuant to an embodiment of the present invention;

Figure 2 depicts an implementation example of two identical processor modules interconnected by a bus, wherein each module includes the clocking circuitry in accordance with the present invention; and

10

15

Figures 3-6 depict feedforward oscillator correction circuits according to embodiments of the present invention.

Detailed Description of a Preferred Embodiment

Turning to Figure 1, a block diagram of a feedforward clock switching circuit is depicted in accordance with the present invention. A multiplexer 41 is switchable between two inputs, one being clock 1 26, the other being clock 2 28. For the purpose of this example, clock 2 28 is a primary clock, while clock 1 26 is a secondary clock. The output of muliplexer 41 is directed to phase-locked loop 47 ("PLL"). PLL 47 serves to stabilize the clock output. A clock detection function 23 monitors clock 2 28 and has an output coupled to both a select input of muliplexor 41 and feedforward circuitry 51. Feed forward circuitry 51 is controlled by the output of clock detection circuit 23 and is coupled to PLL 47 to influence the behavior thereof.

Operationally, multiplexer 41 normally selects clock 2 28 for its output which passes through PLL 47 where it is stabilized in the frequency domain and output. If clock 2 28 fails, this will be detected after a certain period of time by clock detector 23 which will cause multiplexer 41 to switch to the secondary clock, clock 1 26. Also, feedforward circuit 51 will act on PLL 47 to ease the transition between the clocks. The interaction of feedforward

circuitry 51 and PLL 47 will serve to mitigate any clock skew that occurs between the time that clock 2 28 fails, and the time such failure is detected and alternate clock 1 26 is selected by detector 23.

5 Both clock sources clock 1 26 and clock 2 28 may be any clocking means or any clock providing mechanism known in the art including various types of oscillators, both local and remote. Similarly, multiplexer 41 may be selected from any available muliplexer technology. Detector 23 may be any circuit 10 or element that is able to detect clock failure and provide an output based thereon. This can include, for example, an astable multivibrator with its time constant longer than the clock it must detect, or may 15 be implemented in a combination of hardware and software, or exclusively software using timer functions within a processor. For example, the processor may have a logic level input and output that provides the input and output of detector 23. PLL 47 20 may be selected from any commercially available PLL 47 circuit, or known configuration; while feedforward circuit 51 influences the time constant of the feedback within the PLL circuit based upon a received control signal from detector 23.

In some systems, based on design option, the entirety of the circuit and elements therein may be implemented using only software.

15

20

25

Figure 2 depicts one possible implementation of the clocking circuitry of the present invention as applied to two processor modules, 11 and 13 interconnected by bus connections 12. Although the processor modules are identical, the bus connections designate module two 13 as a clock master and module one 11 as a clock slave. In this application, each module outputs to the bus a common oscillator signal 15 derived from its local clock. Each module also receives from the bus a common clock signal 31. the depicted configuration, the master module's common oscillator output is tied to both modules common clock inputs. Furthermore, although a processor module has been used as an example herein, the clocking circuitry of the present invention has a variety of uses throughout the electronic arts.

The modules 11 and 13 are identical, and module one 11 will be described below by way of example. A multiplexer 41 is included in the circuit and selects between two clock signals. A crystal oscillator 25 in connection with filter 27 and buffer 29 provide a local clock signal 37 to multiplexer 41. A "Common clock" signal 31 is received over the bus and is also provided to multiplexer 41. Thus, multiplexer 41 may select from either local clock 37 or bus received common clock 39.

Local clock 37 is provided to multiplexer 41 and to several other circuits within the module. An AND gate 17 receives local clock 37 and a power check

signal 19 that is received from the power supply and is raised when power to the module is verified. The resultant clock signal, common oscillator 15 is passed to the bus. Local clock 37 is also passed to retriggerable multivibrator 23. The time constant of multivibrator 23 is longer than the period of local clock 37 and therefore, if local clock 37 is present, a local oscillator "OK" signal is output from multivibrator 23 to the local microprocessor.

and retriggerable multivibrator 35. The time constant of multivibrator 35 is longer than the expected period of common clock such that the output 43 of multivibrator 35 will indicate the presence of common clock 39. The time constant of multivibrator 35 may actually be several cycles of the expected common clock to reduce its output's susceptibility to spurious noise on, and short outages of, common clock 39.

Output 43 of multivibrator 35 is passed to the input select line of multiplexer 41 such that multiplexer output 45 carries common clock 39 when common clock 39 is present, and carries local clock 37 when common clock 39 is absent.

Multiplexer output 45 is passed through a phaselocked loop ("PLL") circuit 47 to stabilize the frequency and provide frequency buffering during clock switchover. Further, the PLL circuit used provides a

15

frequency-doubling feature. One example of a PLL circuit 47 is available as part number FCT88915TT from Integrated Device Technologies.

PLL 47 drives circuitry (e.g., microprocessor clocks) through buffers 49.

A high-speed feedforward oscillator correction circuit 51 is used to further stabilize PLL behavior during clock switchover. For example, during the period in which common clock has failed, and prior to switchover to the local clock, the PLL circuit will tend to change (e.g., increase) its frequency which may adversely affect driven circuits (e.g., microprocessor clocks). Feedforward circuit 51 stabilizes this effect by dynamically altering the PLL filter circuit during clock switchover.

Specifically regarding feed forward circuit 51, capacitor 61 increases the filter capacitance in the PLL loop thereby decreasing the slew rate of frequency changes.

20 Output 43 of multivibrator 35 drives FET 57
through a bias network including resistors 55-56 and
diode 53. FET controllable couples resistor 59 into
the discharge path of the PLL filter capacitance.
Capacitor 60 represents the nominal capacitance
associated with the printed circuit board and wiring
thereon coupling PLL 47 to feed forward circuit 51.

10

15

20

25

Operationally, output 43 from multivibrator 35 is low when common clock 31 is present and high when common clock 31 is absent. Feedforward circuit 51 reacts to this condition by including resistor 59 in the PLL filter loop path to ground when common clock 31 is absent and disconnecting resistor 59 from the PLL filter loop when common clock is present.

When common clock 39 fails, PLL 47 will begin to increase its frequency in reaction thereto. However, the rate of this increase will be mitigated by capacitor 61. After the time constant of multivibrator 35 expires, its output goes high and resistor 59 is introduced into the PLL filter loop, providing an accelerated discharge path for the PLL filter capacitance and counteracting the tendency of PLL 47 to increase its frequency. Thus, frequency changes associated with clock failure, detection thereof and switchover are mitigated. Careful tuning of the time constants of the PLL circuit and multivibrator 35 can be used to optimize results.

Depicted in Fig. 3 are examples of component values for one embodiment of feed forward circuit 51. Of course, these values are tunable to the particular application. Figs. 4-6 represent alternate embodiments of feed forward circuit 51.

While the invention has been described in detail herein, in accordance with certain preferred embodiments thereof, many modifications and changes

thereto may be affected by those skilled in the art.

Accordingly, it is intended by the appended claims to cover all such modifications and changes as fall within the true spirit and scope of the invention.

15

20

Claims

I Claim:

1.	Δ	clock	circuit	comprising
⊥ .	$\overline{}$	CTCCV		COMPLIBITIO

5 first and second clock sources;

a multiplexer having a first input coupled to the first clock source, a second input coupled to the second clock source, and an output selectively couplable to said first and second inputs;

a clock detection circuit having an output representing a presence of said first clock source;

said multiplexer having a selection input coupled to said clock detection circuit output such that said multiplexer selects said first clock source as its output when said first clock source is present;

a phase-locked loop circuit ("PLL") having an input coupled to said multiplexer output and a frequency output, said PLL including a feedback filter circuit; and

feedforward circuitry coupled to said feedback filter circuit and to said clock detection circuit output, said feedforward

25

circuitry selectively coupling at least one circuit element to said PLL filter circuit, wherein said selective coupling is controlled by said clock detection circuit output.

- 5 2. The circuit of claim 1, where said feedforward circuitry includes a switch controlled by said clock detection circuit output and performing said selective coupling.
- 3. The circuit of claim 2, wherein said switch 10 comprises a transistor.
 - 4. The circuit of claim 2, wherein said at least one circuit element includes a resistor.
- 5. The circuit of claim 4, wherein said at least one circuit element includes a capacitor in parallel with said resistor.
 - 6. The circuit of claim 2, wherein said feedforward circuitry includes at least one of a resistor and a capacitor in parallel with said switch.
- 7. The circuit of claim 2, further including a bias circuit coupling said clock detection circuit output to said switch.
 - 8. The circuit of claim 7, wherein said bias network includes a resistor based voltage divider.

25

- 9. The circuit of claim 8, further including a zener diode in parallel with at least one resistor of said resistor base voltage divider.
- 10. The circuit of claim 1, wherein said first clock source is received from another clock circuit within a common system.
 - 11. The circuit of claim 10, wherein said first clock source is received over a bus.
- 12. The circuit of claim 11, wherein said second clock source comprises a local oscillator.
 - 13. The circuit of claim 12, wherein said second clock source is provided to said bus.
 - 14. A system comprising:

multiple clock sources;

a switch having multiple inputs, said multiple inputs being respectively coupled to said multiple clock sources;

a clock detection circuit having an output representing a presence of one of said multiple clock sources;

said switch having a selection input coupled to said clock detection circuit output such that said switch selects one particular clock source of said multiple clock sources as its output when said one particular clock source is present;

a phase-locked loop circuit ("PLL") having an input coupled to said switch output and a frequency output, said PLL including a feedback filter circuit; and

5

10

15

20

feedforward circuitry coupled to said feedback filter circuit and to said clock detection circuit output, said feedforward circuitry selectively coupling at least one circuit element to said PLL filter circuit, wherein said selective coupling is controlled by said clock detection circuit output.

15. A circuit comprising:

a clock source;

a PLL circuit having said clock source as its input;

a detection circuit coupled to said clock source and having an output responsive to a presence of said clock source; and

a feedforward correction circuit coupled to said output of said detection circuit and to a feedback loop of said PLL.

- 16. A method for controlling a clocking circuit including a clock source coupled to an input of a phase-locked loop ("PLL") circuit comprising:
- detecting a failure of said clock source;

applying a control signal to said PLL in response to said failure of said clock source, said control signal altering a time constant within said PLL.

- 17. The method of claim 16, wherein said altering said time constant includes modifying a feedback loop within said PLL by way of said control signal.
- 18. The method of claim 17, wherein said

 10 altering comprises at least one of engaging and

 disengaging at least one circuit element into said

 feedback loop in response to said control signal.
 - 19. The method of claim 16, further comprising switching another clock source to said input of said PLL in response to said control signal.
 - 20. The method of claim 19, wherein said switching to said other clock source includes switching from a bus received clock source to a local clock source.

Abstract Of The Disclosure

A clocking circuit includes primary and secondary clock sources. These sources are input to a multiplexer which selectively chooses between them. A PLL stabilizes the output of the multiplexer. A clock detection circuit monitors the presence of the primary clock source and drives the multiplexer such that if the primary clock source fails, the backup clock is selected. Also upon clock switchover, a feedforward 10 correction circuitry modifies a time constant within the PLL to mitigate clock skew during switchover.





FIG. 1






FIG. 3




FIG. 4





FIG. 5



Docket No. 98004

Declaration and Power of Attorney For Patent Application

English Language Declaration

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name,

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

FEEDFORWARD CLOCK SWITCHING CIRCUIT

the	specification of which					
(ch	eck one)					
X	is attached hereto.					
	was filed on		as United States	Application No.	or PCT	International
	Application Number					
	and was amended on _					
			(if applicabl	e)		
	ereby state that I have re luding the claims, as ame				dentified	specification,
kno	cknowledge the duty to common to me to be materication 1.56.					
Se any list inv	ereby claim foreign prioction 365(b) of any foreign PCT International applied below and have also rentor's certificate or PCT which priority is claimed.	gn application(s) f cation which desig identified below, by International appl	or patent or inven nated at least one / checking the box	tor's certificate country other t , any foreign a	, or Sec han the l pplication	tion 365(a) of United States, n for patent or
Pri	or Foreign Application(s)				Priority	Not Claimed
(Nı	umber)	(Country)	(Day/M	onth/Year Filed)		
(Nı	umber)	(Country)	(Day/M	onth/Year Filed)		
(Ni	umber)	(Country)	(Day/M	onth/Year Filed)		J
-	-					

P02/REV02

60/082,203	4/17/98	
(Application Serial No.)	(Filing Date)	
(Application Serial No.)	(Filing Date)	
(Application Serial No.)	(Filing Date)	
Section 365(c) of any PCT Internations as the subject matter of elumination of the States or PCT International J.S.C. Section 112, I acknowledge	ational application designating each of the claims of this application in the manner page the duty to disclose to the	any United States application(s), of the United States, listed below and plication is not disclosed in the price provided by the first paragraph of 3 United States Patent and Trademar willing as defined in Title 37 C. F. R.
Section 365(c) of any PCT Internations of a section 365(c) of any PCT Internations United States or PCT International J.S.C. Section 112, I acknowledge Office all information known to necession 1.56 which became availa	ational application designating each of the claims of this application in the manner page the duty to disclose to the ne to be material to patentab ble between the filing date of	the United States, listed below and plication is not disclosed in the price provided by the first paragraph of 3 United States Patent and Trademar illity as defined in Title 37, C. F. R the prior application and the national (Status)
Section 365(c) of any PCT Internations as the subject matter of elunited States or PCT International U.S.C. Section 112, I acknowledge Office all information known to a Section 1.56 which became availate or PCT International filing date of the section 1.56 which became a section 1.56 which became availate or PCT International filing date of the section 1.56 which became a section 1.56 which became availate or PCT International filing date of the section 1.56 which became a section 1.56 which 1.56 wh	ational application designating each of the claims of this application in the manner page the duty to disclose to the ne to be material to patentable between the filing date of his application: (Filing Date)	the United States, listed below and plication is not disclosed in the priorovided by the first paragraph of 3 United States Patent and Trademar illity as defined in Title 37, C. F. R the prior application and the national (Status) (patented, pending, abandoned)
Section 365(c) of any PCT Internations as the subject matter of elunited States or PCT International U.S.C. Section 112, I acknowledge Office all information known to a Section 1.56 which became available or PCT International filing date of the section 1.56 which became available or PCT International filing date of the section 1.56 which became available or PCT International filing date of the section 1.56 which became available or PCT International filing date of the section 1.56 which became available or PCT International filing date of the section 1.56 which became available or PCT International filing date of the section 1.56 which became available or PCT International filing date of the section 1.56 which became available or PCT International filing date of the section 1.56 which became available or PCT International filing date of the section 1.56 which became available or PCT International filing date of the section 1.56 which became available or PCT International filing date of the section 1.56 which became available or PCT International filing date of the section 1.56 which became available or PCT International filing date of the section 1.56 which became available or PCT International filing date of the section 1.56 which became a section 1.56 which the section 1.56 which 1	ational application designating each of the claims of this application in the manner page the duty to disclose to the ne to be material to patentab ble between the filing date of his application:	the United States, listed below and plication is not disclosed in the price provided by the first paragraph of 3 United States Patent and Trademar illity as defined in Title 37, C. F. R the prior application and the national (Status)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith. (list name and registration number) David Barron, Esq., Reg. No. 39,598 Jules Jay Morris, Esq. Reg. No. 30,873 Terrence Martin, Esq. Reg. No. 30,291

Send Correspondence to:

Sean Detweiler, Esq. Reg. No. 42,482 Christine Rinik, Esq. Reg. No. 33,763

David Barron, Esq.

The Foxboro Company 33 Commercial Street Foxboro, MA 02035

Direct Telephone Calls to: (name and telephone number)

508/549-3221

Full name of sole or first inventor Gregory Michael Karol	
Sole or first inventor's signature Legy on Kawl	10/27/98
Residence (1) (1) 46 Maple Street, Norton, MA 02766	•
Citizenship US	
Post Office Address 46 Maple Street, Norton, MA 02766	

econd inventor's signature	Date
esidence	
itizenship	
ost Office Address	